FAULT PROCESSING SYSTEM OF TRANSFER DEVICE

Publication number: JP61046543
Publication date: 1986-03-06
Inventor: SUEYOSHI MINORU
Applicant: FUJITSU LTD
Classification:
- international: ***G06F11/00; G06F13/00;*** **G06F11/00; G06F13/00;**
(IPC1-7): G06F11/00; G06F13/00
- european:
Application number: JP19840168015 19840810
Priority number(s): JP19840168015 19840810

Report a data error here

Abstract of **JP61046543**

PURPOSE:To reduce the overhead of a CPU by resetting a transfer device CH or I/O when a service processor (SVP) logs out fault information on the CH, and then sending out the result to a transfer controller (CHP).
CONSTITUTION:If a fault occurs to a transfer device CH31, the SVP4 is interrupted through an interruption line I2. The SVP4 logs out fault information through an interface bus IB2 and files it, and then recognizes the fault contents. The SVP sends a clear instruction to the CH31 when the fault is a machine check error or to the I/O5 when an interface check error. The result of this clearing operation is read through the bus IB2 to generate status information corresponding to the result, and the information is sent out to a CHP3 through the bus IB2. The CHP3 sets the status information in a specific area of a channel status word and initiates a normal end interruption to the CPU2.



Data supplied from the ***esp@cenet*** database - Worldwide